aag 301 54 29 1 218
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110 1
112 442
114 448
116 454
118 460
120 466
122 472
124 478
126 484
128 490
130 496
132 502
134 508
136 514
138 520
140 526
142 532
144 538
146 544
148 550
150 556
152 562
154 568
156 574
158 580
160 586
162 593
164 599
166 602
276
168 166 110
170 162 110
172 164 110
174 172 170
176 160 110
178 156 110
180 158 110
182 180 178

... [truncated 5.5 kB]

   controllable_c[25] ^
                    controllable_c[26];
                    

  initial
  begin
    counter = 0;
  end

  always @ (posedge clk)
  begin
    if(counter[27] & ctrl_xor)
       counter[27] = 0;
    else if(counter[26])
      begin
       counter[27] = 1;
       counter[26] = 0;
      end
    else
       counter[26:0] = a;
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 7/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.032001 [SYNTCOMP2014-RealSeq]
#.