aag 528 38 21 1 469
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78 1
80 401
82 429
84 465
86 501
88 537
90 573
92 609
94 645
96 681
98 717
100 753
102 789
104 825
106 861
108 897
110 933
112 969
114 1005
116 1041
118 1056
276
120 81 78
122 80 78
124 121 78
126 83 78
128 82 78
130 127 78
132 85 78
134 84 78
136 133 78
138 87 78
140 86 78
142 139 78
144 89 78
146 88 78
148 145 78
150 91 78
152 90 78
154 151 78
156 93 78
158 92 78
160 157 78
162

... [truncated 7.3 kB]

4] ^
                    controllable_c[15] ^
                    controllable_c[16] ^
                    controllable_c[17] ^
                    controllable_c[18];

  initial
  begin
    counter = 0;
  end

  always @ (posedge clk)
  begin
    if(counter[19] & ctrl_xor)
       counter[19] = 0;
    else
       counter = counter + {1'b0, a};
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 7/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.048003 [SYNTCOMP2014-RealSeq]
#.