aag 796 44 74 1 678
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90 1
92 42
94 88
96 1440
98 82
100 1442
102 40
104 2
106 1444
108 38
110 4
112 1446
114 66
116 1472
118 34
120 70
122 1474
124 32
126 72
128 1476
130 1478
132 8
134 6
136 74
138 76
140 1480
142 10
144 78
146 68
148 1482
150 12
152 1484
154 1486
156 14
158 1499
160 1500
162 16
164 1502
166 1514
168 18
170 1524
172 1532
174 1544
176 1556
178 1568
180 1578
182 20
1

... [truncated 78.1 kB]

oR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 3/3 [2015-pre-classification]
SOLVED_IN : 5.01837 [2015-pre-classification]
#.