aag 1408 44 58 1 1306
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90 1
92 30
94 10
96 58
98 82
100 1893
102 56
104 52
106 2359
108 12
110 54
112 50
114 66
116 14
118 80
120 2377
122 48
124 70
126 16
128 46
130 72
132 18
134 84
136 44
138 74
140 20
142 88
144 68
146 42
148 76
150 22
152 2
154 2399
156 36
158 40
160 78
162 24
164 4
166 2675
168 2681
170 2687
172 2693
174 2699
176 2705
178 6
180 2811
182 2817
184 38
186 64
188 

... [truncated 85.1 kB]

able_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 6/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 1.5401 [SYNTCOMP2014-RealSeq]
#.